An analog-to-digital converter consisting of a switched-capacitor integrator, comparator, and control circuit is presented.
I. Introduction
Dual-slope and charge-balancing analog-to-digital (A/D) converters are two typical integration-type converters commonly used in instrumentation and measurement field [l] .
Though different in the principle, i.e., the former is based on a voltage-totime (V/T) conversion while the latter on a voltage-tofrequency (V/F) conversion, their conversion processes are both insensitive to component variations and also immune to power-line noise if the integration time is made equal to the period of the line frequency [21-[4J. By virtue of these distinctive properties, an excellent linearity and a resolution higher than 14-bit can be easily obtained. They require, however, at least ZN clock cycles for N-bit resolution, and thus the convesion speed is too slow for many applications. To increase the applicability, the speed improvement is highly desired.
A well-acknowledged method for increasing a conversion rate of an integration-type A/D converter is to use the multi-slope technique [5] .
For 4-digit resolution, a conversion rate as high as 1,600 samples/s is possible with this method [6] , but a complicated circuit design is inevitable because of the precisely weighted current sources required for the high speed time measurement. The speed improvement is also possible by performing a V/F conversion in the integration period of a dual-slope A/D converter.
Based on this idea, an integrating-type high speed A/D converter is developed. The V/F conversion determines the upper M bits of an Nbit binary representative of an analog voltage.
The remaining lower N-M bits are determined by the subsequent V/T conversion.
The total clock cycle required for N-bit resolution is thus 2M+2N-M at most. The V/F and V/T converters involved share most of the components and thus the speed improvement is accomplished by the minimum component count.
Following this introductory remarks, the converter srchitecture, principles of operation, accuracy estimate, and experimental results obtained by a prototype converter will be described in the subsequent sections.
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Shizuoka Univer s it y Hamamatsu 432, Japan 11. Circuit Description Fig. 1 shows the circuit diagram of the integration-type high speed A/D converter. Here, Vx is an analog voltage to be converted into a binary number with reference to the voltage Vr. The whole circuit is divided into three main blocks; the switched-capacitor integrator, comparator, and control circuit including M-and K-bit counters. The control circuit generates the digital signals to manage the converter operation. Their timing is shown in Fig. 2 . $I and $ are the nonoverlapping two-phase clocks. $IR is the reset pulse in synchronism with the $I clock.
After resetting the integrator and the counters, it initiates the A/D conversion.
The state signal divides the conversion cycle into the two states; the V/F conversion state TVF during which the upper M bits are determined by the charge-balancing technique, and the V/T conversion state TVT during which the lower K bits (K=N-M) are determined by the single-slope technique. The operation in each state will be next described in detail. In this state, switches S i and S 2 are kept "off". The circuit configuration and the control signal of each switch valid in this state are shown in Fig. 3 . Op-amp A1 and capacitors C1, C2, and C3 form the offset-free, parasitic-and gain-insensitive integrator [ 7 ] , 181.
I n the $="l" phase, C1 is charged, via S4, -S8, , , ,,and C3, to an input voltage V , .
I n the subsequent
phase, the charge stored in C1 is transferred into Cq via S5 and S6.
The output voltage Vo of the integrator thus increases by C1Vx/C2 in every 5 clock.
This charge accumulation continues until the integrator output Vo becomes positive and the comparator output CME' turns "1". When this happens, the M-bit counter is incremented and switch S3 is activated, instead of S 5 , in the subsequent $="l" phase.
Then, the charge C1(Vr-Vx) is extracted from C2 and the integrator output becomes negative again, to resume the charge accumulation. This process of charge accumulation and extraction is repeated for ZM clock cycles.
Output voltage waveforms of the integrator and the comparator are also illustrated in Fig. 2. Assume now that the charge extraction occurred m times during this state.
Then, the total reference charge extracted from C2 is mCIVr, while the total signal charge accumulated into Cq is ZMC1VX. The charge Q(tM) residing in C2 at the end of this state is then
1vx-(m12-1+m22-2+* **%z-~)v~ j < 2-yIr, To increase the resolution further, the output voltage Vo(tM) of the integrator is quantized by means of V/T conversion in the subsequent TVT state.
B. Operation in the TVT state
In this state, switches S4 and S7 are kept "off". The circuit configuration and the control signal driving each switch are shown in Fig. 4 . Op-amp A1 and capacitors C1, C2, C3, and C4 now form a differential integrator.
The comparator, consisting of op-amp A2
and D Flip-Flop, monitors the polarity of the integrator output to control the operation of the integrator and the (M+K)-bit up/down counter. If the output voltage Vo(tM) of the integrator at the end of the preceding TVF state is positive, i.e., CMP="I", then the integrator deposits the charge CIVr onto C2, in every $="l" phase, while drawing the charge C4Vr from Cp concurrently.
The (M+K)-bit counter then operates as a up counter. If CMP="O", on the other hand, then the charge C4Vr is deposited, in every J="l" phase, while the charge CIVr is drawn concurrently. The counter then operates as a down counter.
Assume now that capacitors C1 and C4 consist of ZK and 2%l unit capacitors, respectively, connected in parallel. Then the net charge Qn -is deposited onto or drawn from C2 in every $="l" phase, depending on the polarity of V0(tM). This process of charge deposit or drawal is repeated k times, as illustrated in Fig. 2 , until the total quantum charge kCuVr counterbalances Q(tM).
Thus, we have
It follows therefore that ki (i=l,Z,*.-,k), the content of the K-bit counter, gives a K-bit representative of Q(tM).
Combining ( 1 ) and ( 5 ) , we can obtain an N(=M+K)-bit representation of an analog voltage V , :
The total clock cycle required for the N-bit conversion is 2%2N-M at the most, which becomes minimum when M=N/2.
A conventional integration-type converter, on the other hand, requires ZN clock cycles at least. Therefore, the speed improvement as high as 2(N/2)-1 is possible with the present architecture.
Conversion Accuracy
The switched-capacitor integrator is configured such that parasitic capacitances and the nonideal factors of op-amp such as the offset voltage and the finite open-loop gain have no effect upon its operation. Therefore, the main error sources of the present A/D converter are clock feedthrough and the inaccuracy of the capacitance ratio between C1 and C4. Their effects upon the conversion accuracy will be estimated separately in the following.
A. Clock Feedthrough
Clock feedthrough accompanying with each switch causes the offset charge appear in C 2 in every cycle. 
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The amount of the offset charge differs in the TVF and TVT states because of the different circuit configuration.
For simplicity, however, it is assumed that the input referred feedthrough charge Qf is injected into n o d e a i n Fig. 1 in every clock cycle. Then the offset charge accumulated into C2 during the whole conversion period amounts to (2%2N-M)Qf.
If this offset charge is less than the quantum CuVr, then the N-bit conversion is accurate down to its LSB;
This condition is most relaxed when M=N/2. The signalto-noise charge ratio CIVr/Qf as high as lx104 can be obtained by accommodating the clock feedthrough cancellation scheme [9] .
Then, a conversion accuracy higher than 12 bits can be expected.
B. Capacitance Ratio Error
The V/F conversion in the TVF state is independent of the capacitance ratio [41.
Thus, it affects only the lower K bits determined by the V/T conversion. Assume now that unit capacitors composing C1 and C4 have the mismatch E .
The maximum error in the quantum charge deposited onto or subtracted from C2 during the TVT state then amounts to 2K(2(K/2)+1)~CuV,.
If this error is less than one quantum, then the K-bit conversion is accurate down to its LSB. This gives the accuracy condition
The capacitance mismatch E as small as 0.05% is attainable with presently available MOS technologies [lo] , [ll] .
Therefore, the accuracy of the V/T conversion is estimated to be 7 bits.
Summarizing the above discussions, we can conclude that the overall accuracy of the present converter is determined by clock feedthrough and a 12-bit resolution can be obtained by its CMOS monolithic realization. Choosing M=K=N/2 gives the best compromise between the conversion accuracy and speed.
If, however, the application allows the slower speed, then decreasing K and increasing M correspondingly would be beneficial to reducing the chip area, because capacitors C1 and C4 occupy most of the area.
IV. Experimental Results
To confirm the principles of operation, a prototype converter was breadboarded using discrete components.
Op-amps and switches used were LF347 and MC14016, respectively. Capacitors were C1=2.63, C2=2.81, C3=11.2, and C4=2.79 nF. The reference voltage was set to 2 V. In the TVT state, the quantum charge i s deposited 12 times, and thus k=12.
Since CM€'=O, (M+K)-bit counter operates as a down counter. Therefore, the digital output is 00110100. This corresponds to the analog voltage Vx=(52/256)x2=0.406 V, agreeing well with the applied voltage. Fig. 6 shows the differential nonlinearity error of the 12-bit (M=8, K=4) prototype converter.
The maximum error is less than 0.7 LSB, and thus no missing code appears.
V. Conclusions
An integration-type high speed A/D converter using switched-capacitor circuit was presented. The description was limited to the unipolar conversion, but the bipolar conversion is also possible by using the four-phase clock [4] , which is now under way.
The A/D converter presented herein features a small device-count integrable onto a small chip area and a high accuracy made possible by the parasitic and gain insensitive configuration. Therefore, it will find wide applicability in instrumentation and measurement field. 
